### (19) Japan Patent Office (JP)

### (12) Japanese Unexamined Patent Application Publication (A)

(11) Japanese Unexamined Patent Application Publication S59-220285

(51) Int. Cl.<sup>3</sup> Identification symbol B 23 K 9/06

JPO file number (43) Publication Date: December 11, 1984

6577-4E

Number of Inventions: 2

Request for examination: Not yet requested

(Total of 10 pages)

### (54)WELDING CURRENT CONTROL DEVICE FOR AN ARC WELDING MACHINE

(21) Application No.: S58-96249 (22) Application Filed: May 31, 1983

(72) Inventor:

Akihiko Iwata

c/o Mitsubishi Electric Corporation Applied Devices Laboratory

8-1-1 Tsukaguchi Honmachi, Amagasaki-shi

(71) Applicant:

Mitsubishi Electric Corporation

2-2-3 Marunouchi, Chiyoda-ku, Tokyo-to

(74) Representative: Patent Attorney Masuo Ooiwa

2 additional individuals

#### Specification

1. Title of the Invention:

WELDING CURRENT CONTROL DEVICE FOR AN ARC WELDING

**MACHINE** 

### 2. Scope of Patent Claims

- (1) A welding current control device for an arc welding machine that compares the welding current and a preset value and controls feedback such that the welding current is maintained at said preset value, comprised of:
  - a 1st rectifying circuit that rectifies alternating current input;
  - an inverter that converts the rectified direct current into a high frequency alternating current
  - a high frequency transformer that converts the high frequency alternating current voltage that is outputted from said inverter into a prescribed low voltage;
  - a 2<sup>nd</sup> rectifying circuit that rectifies the voltage that is outputted from said high frequency transformer, and:
  - a feedback control circuit that controls said inverter;

#### said feedback control circuit equipped with:

- an assessment circuit that compares the welding current and preset values, and;
- a drive time control circuit that drives said inverter for time Tx and generates a high frequency alternating current voltage from the inverter, stops the inverter for time Ty, and controls the inverter by alternately repeating such driving and stopping, and also controls the ratio of the drive time Tx and the stop time Ty of said inverter based on output signals from said assessment circuit.
- (2) A welding current control device for an arc welding machine that compares the welding current and a preset value and controls feedback such that the welding current is maintained at said preset value, comprised of:
  - a 1st rectifying circuit that rectifies alternating current input;
  - an inverter that converts rectified direct current into a high frequency alternating current voltage; a high frequency transformer that converts the high frequency alternating current voltage that is

outputted from said inverter into a prescribed low voltage;

a 2<sup>nd</sup> rectifying circuit that rectifies the voltage that is outputted from said high frequency transformer, and;

a feedback control circuit that controls said inverter;

said feedback control circuit equipped with:

an assessment circuit that compares the welding current and preset values;

a drive time control circuit that drives said inverter for time Tx and generates a positive and negative pulse voltage from the inverter, stops the inverter for time Ty, and controls the inverter by alternately repeating such driving and stopping, and also controls the ratio of the drive time Tx and the stop time Ty of said inverter based on output signals from said assessment circuit, and; [Continued on the next page]

### [Continued from the previous page]

a pulse number control circuit that controls generation timing of the positive and negative pulse voltage that is outputted from said inverter and aligns the numbers of the positive pulse voltage and the negative pulse voltage.

(3) A welding current control device for an arc welding machine according to Claim 2, wherein the feedback control circuit includes a base pulse width determination circuit that controls the inverter such that the high frequency alternating voltage that is outputted from the inverter forms positive and negative pulse voltage, controls the pulse width of said pulse voltage, and adjusts the welding current rising properties.

### 3. Detailed Description of the Invention

The present invention relates to a welding current control device for an arc welding machine. In particular, the present invention relates to a device that holds welding currents at constant values using feedback control.

The arc stability of direct current arc welding machines is generally better than that of alternating current arc welding machines, and they are therefore widely used. Conventionally, the rectification type device shown in Figure 1 is well known as a current control device for this direct current arc welding machine. In this figure, (1a), (1b), and (1c) are input terminals for the 50 or 60Hz 3-phase line input (1), and (2) is a Y-? shaped 3-phase transformer. (3) is a 1<sup>st</sup> rectifying circuit formed by bridging diodes, for example, and (4) is a switching power transistor (called S.P.TR hereafter). (5) is a filter reactor, (6) is an electrode, and (7) is a welding parent metal. (8) is a flywheel diode that continuously flows current into filter reactor (5) when the S.P.TR (4) is off, and (9) is a current detector such as a shunt that detects signal V<sub>a</sub>, which corresponds to the welding current. (10) is a comparator that controls the on/off status of the S.P.TR (4), and (12) is a smoothing condenser. Moreover, the output of comparator (10) becomes 0 when the detector signal V<sub>a</sub> is higher than the preset value V<sub>ref</sub> and 1 when it is lower than the preset value V<sub>ref</sub>.

The operations of a current control device for an arc welding machine having such a structure will be explained hereafter. After 3-phase line input (1) is converted into a low voltage with 3-phase transformer (2), it is converted into direct current by the 1<sup>st</sup> rectifying circuit (3) and smoothing condenser (12). The converted direct current is chopped with the S.P.TR (4), and direct current output is fed to a load comprised of electrode (6) and welding parent metal (7) through filter reactor (5). The output of comparator (10) that determines the on/off status of S.P.TR (4) becomes 0 and turns the S.P.TR off if the detector signal  $V_a$  from current detector (9) is higher than the preset value  $V_{ref}$ , and it becomes 1 and turns the S.P.TR on if the detector signal  $V_a$  is lower than the preset value  $V_{ref}$ . Consequently, by applying a hysteresis to comparator (10), it is possible to feed a direct current welding current having a constant ripple to the welding load comprised of electrode (6) and welding parent metal (7), and it is also possible to maintain this welding current at a preset value.

However, as described above, the input frequency of 3-phase transformer (2) is a low frequency of 50 or 60Hz in the conventional device, so it has the shortcoming that the weight of 3-phase transformer (2) becomes quite large.

The present invention was created in order to eliminate such shortcomings of conventional devices, and it is a device that reduces the weight of transformers by rectifying 3-phase line input as transformer input, converting it into direct current, and then feeding a pulse voltage that has been converted to a high frequency voltage by an inverter. Furthermore, the present invention provides a current control device for an arc welding machine that is able to prevent magnetization by aligning the numbers of the positive pole pulses and the negative pole pulses of the pulse voltage that is inputted into the transformer, and is able to obtain low-ripple welding currents by changing the pulse width of the output voltage using the load. The present invention will be described in detail hereafter using embodiments.

Figure 2 is a circuit diagram showing one embodiment of the welding current control device for an arc welding machine of the present invention. In this diagram, (13a), (13b), (13c), and (13d) are S.P.TRs that are bridged to form a full bridge inverter, and (14) is a high frequency transformer that converts the output pulse voltage of said inverter (13) into a low voltage. (15) is a 2<sup>nd</sup> rectifying circuit that is formed from diodes (15a) and (15b) and rectifies the output of high frequency transformer (14). [Continued on the next page]

[Continued from the previous page] (16a), (16b), (16c), and (16d) are feedback diodes that return the electromagnetic energy of the leakage inductance (17) of high frequency transformer (14) to smoothing condenser (12) when all of said S.P.TRs (13a), (13b), (13c), and (13d) are off. (18) is a base circuit that drives said S.P.TRs (13a), (13b), (13c), and (13d), and (19) is a feedback control circuit. The feedback control circuit (19) described above is comprised of detector signal assessment circuit 20, which is formed from comparator (10), and base pulse width determination circuit (21) is comprised of pulse width modulation circuit (22), which configures the pulse width based on the output signal V<sub>1</sub> from this base pulse width determination circuit (21), and inverter control circuit (23), which adjusts the times Tx and Ty of the welding pulse voltage V<sub>0</sub> (described below) based on the output signal V<sub>3</sub> from comparator (10) described above, and controls inverter (13) so as to align the numbers of the positive pole pulses and negative pole pulses of the input voltage V<sub>9</sub> of transformer (14).

First, the basic operation of the welding current control device for an arc welding machine of the present invention will be explained using the time charts shown in Figure 3 (a)  $\sim$  (c).

In the present invention, a pulse voltage such as that shown in Figure 3 (a) is supplied as welding voltage V<sub>0</sub>, and the time Tx in which the pulse train is generated (the drive time of the inverter) and the time Ty in which the pulse train is removed (the stop time of the inverter) are alternately established for this pulse voltage V<sub>0</sub>. Due to such a pulse voltage V<sub>0</sub>, welding current i<sub>0</sub> rises during the pulse train generation time Tx, as shown in Figure 3 (b), and it fluctuates and falls during the pulse train removal time Ty. Accordingly, the present invention changes the ratio of time Tx and time Ty in pulse voltage V<sub>0</sub> shown Figure 3 (a), changes the average current I<sub>0</sub> of the welding current i<sub>0</sub>, and holds it at a preset value. In this case, in order to form the pulse voltage V<sub>0</sub>, inverter control circuit (23) controls inverter (13) based on the output signal V<sub>5</sub> of comparator (10). As shown in Figure 3 (c), the pulse voltage V<sub>9</sub> comprised of positive and negative poles is thus generated, and this voltage V<sub>9</sub> is fed to the primary side of high frequency transformer (14). Specifically, the average current I<sub>0</sub> is adjusted by controlling the pulses of the above voltage V<sub>9</sub> and controlling the above times Tx and Ty. Furthermore, in order to prevent the magnetization of high frequency transformer (14) in the present invention, inverter control circuit (23) operates to align the positive and negative voltage time products of the voltage V9 that is applied to the primary side of high frequency transformer (15). In other words, as shown in Figure 3 (c), it aligns the numbers of positive and negative pulses of the pulse voltage V<sub>9</sub>.

As shown in Figure 4, for example, the inverter control circuit (23) described above is comprised of drive time control circuit (24) that controls the times Tx and Ty, pulse number control circuit (25) that aligns the numbers of positive pole pulses and negative pole pulses, and output circuit (26), which alternately outputs pulses of signals  $V_6$  and  $V_7$  and drives the base circuit (18) shown in Figure 5.

The drive time control circuit (24) described above is comprised of (A) AND circuit (28), in which the gate is opened and pulse signal  $V_2$  is outputted from pulse width modulation circuit (22) when the output signal  $V_{45}$  of output terminal Q of flip-flop (27) is 1, and the gate is closed when the above signal  $V_{45}$  is 0, (B) AND circuit (31) that takes the AND of output signal  $V_5$  from comparator (10) and the trigger pulse signal obtained by differentiating the above pulse signal  $V_2$  with differentiation circuit (30), (C) flip-flop circuit (27) that is set by the output signal  $V_{44}$  of this AND circuit (31) and reset by the output signal  $V_{44}$  from AND circuit (32), (D) flip-flop (35), which is reset by the inverted output signal  $V_{41}$  of this flip-flop (27) and set by the trigger pulse signal  $V_{42}$  that is obtained by inverting the above signal  $V_5$  with NOT circuit (33) and then differentiating with differentiation circuit (34), and feeds the output signal  $V_{53}$  to the above AND circuit (32), and (E) flip-flop (38), which is set by output signal  $V_6$  and reset by the trigger pulse signal  $V_{51}$  that is obtained by inverting output signal  $V_7$  with NOT circuit (36) and then differentiating with differentiation circuit (37).

The pulse number control circuit (25) described above is comprised of flip-flop (41), which is reset by output signal  $V_{51}$  of differentiation circuit (37) and set by trigger pulse signal  $V_{52}$ , which is obtained by inverting output signal  $V_6$  with NOT circuit (39) and differentiating with differentiation circuit (40). Moreover, signal  $V_{48}$  of output terminal Q of this flip-flop (41) is fed to one of the input sides of AND circuit (42) of output circuit (26), and signal  $V_{47}$  of output terminal Q is fed to one of the input sides of AND circuit (43). Output signal  $V_{46}$  of the above AND circuit (28) is fed to the other input sides of AND circuits (42) and (43).

Output signal  $V_6$  from output circuit (26) is fed to driver circuits (18a) and (18b), which form the above base circuit (18), as shown in Figure 5. At this time, signals  $V_{6b}$  and  $V_{6c}$  are outputted from driver circuits (18a) and (18b), the S.P.TRs (13b) and (13c) of inverter (13) are turned on, and either positive pole or negative pole pulses are thereby obtained. Moreover, output signal  $V_7$  is fed to driver circuits (18c) and (18d). At this time, signals  $V_{7a}$  and  $V_{7d}$  are outputted from driver circuits (18c) and (18d), the S.P.TRs (13a) and (13d) of inverter (13) are turned on, and pulses that are opposite of the above pulses are obtained. In this way, positive pole and negative pole pulses are generated from inverter (13) with signals  $V_6$  and  $V_7$ , respectively, as shown in Figure 3 (c).

The operation of the inverter control circuit (23) shown in Figure 4 will be explained hereafter using the time charts shown in Figure 6 (a)  $\sim$  (p).

The gate of AND circuit (28) of drive time control circuit (24) is opened when output signal V<sub>45</sub> of flip-flop (27) is 1, so during this time, pulse signal V<sub>2</sub>, which is outputted from pulse width modulation circuit (22) as shown in Figure 6 (a), is outputted through this AND circuit (28). On the other hand, the gate is closed when output signal  $V_{45}$  of flip-flop (27) is 0, so pulse signal  $V_2$  is then no longer outputted from AND circuit (28). Therefore, as shown in Figure 6 (c), output signal V<sub>46</sub> of AND circuit (28) is a signal comprised of a part in which the pulse train is formed across time Tx in which signal V45 is 1 and a part in which the pulse train is removed along time Ty in which signal V<sub>45</sub> is 1. Moreover, output signal V<sub>45</sub> of flip-flop (27) becomes 1 when the rising of signal  $V_2$  overlaps with intervals in which signal  $V_5$  is 1. In other words, output signal V<sub>43</sub> of AND circuit (31) becomes 1 when signal V<sub>2</sub> rises from 0 to 1 and signal  $V_5$  becomes 1, and the flip-flop (27) is thus set and a signal  $V_{45}$  with a value of 1 is outputted from its output terminal Q. Moreover, the above signal  $V_{45}$  becomes 0 with the first fall of signal  $V_7$  after signal  $V_5$ becomes 0. In other words, when signal V<sub>5</sub> becomes 0, flip-flop (35) is set and its output signal V<sub>50</sub> becomes 1. On the other hand, output signal V<sub>51</sub> with a value of 1 is outputted from differentiation circuit (37) with the fall of signal V<sub>7</sub>. Flip-flop (38) is thereby reset, and signal V<sub>54</sub> with a value of 1 is outputted from output terminal Q of this flip-flop (38). Accordingly, output signal V<sub>44</sub> of AND circuit (32) becomes 1, flip-flop (27) is reset, and output signal V<sub>45</sub> of its output terminal Q becomes 0. Moreover, flip-flop (38) is set by the rising of signal V<sub>6</sub>, so its output terminal Q becomes 0. An even number of pulses of signal V<sub>46</sub> in time Tx, in which said signal V45 is 1, is alternately outputted with the operation of output circuit (26) (described below) as signals V<sub>6</sub> and V<sub>7</sub>, so the pulse voltage V<sub>9</sub> shown in Figure 3 is outputted from inverter (13) due to the operation of the base circuit (18) described previously. In other words, during time Tx, inverter (13) is activated and outputs a positive pole and negative pole pulse voltage. Inverter (13) is stopped and a pulse voltage is not generated during time Ty in which signal V<sub>45</sub> is 0 (refer to Figure 3 (c)), and a welding voltage  $V_0$  having the waveform shown in Figure 3 (a) is thereby obtained. In this case, the time Tx in which signal  $V_{45}$  is 1 is established according to the time Tx in which output signal  $V_5$  is 1, so as a result, the ratio of times Tx and Ty is adjusted based on output signal V<sub>5</sub>.

Pulse number control circuit (25) will be described next. [Continued on the next page]

[Continued from the previous page] If output signal  $V_{47}$  of flip-flop (41) is 1 and output signal  $V_{48}$  is 0, the gate of AND circuit (43) is opened and 1 pulse of signal  $V_{46}$  is outputted from AND circuit (43) to form output signal  $V_6$ . Moreover, the gate of AND circuit (42) is closed. At this time, pulse signal  $V_{52}$  is outputted from differentiation circuit (40) at the point in time in which the single pulse described above falls. Flip-flop (41) is inverted, and output signal  $V_{47}$  is inverted to 0 while output signal  $V_{48}$  is inverted to 1. The gate of AND circuit (43) is then closed and the gate of AND circuit (42) is opened, so the next pulse of signal  $V_{46}$  is outputted from AND circuit (42) to form output signal  $V_7$ . In this way, pulse number control circuit (25) operates to alternately sort the pulses of output signal  $V_{46}$  of AND circuit (28) into AND circuits (43) and (42). Accordingly, as shown in Figure 6 (h) and (i), output signals  $V_6$  and  $V_7$  start with the pulses of signal  $V_6$  and end with the pulses of signal  $V_7$ , and they form an equal number of pulses that are alternately outputted. In the embodiment described above, the numbers of pulses of signal  $V_6$  and signal  $V_7$  that are outputted when signal  $V_6$  and signal  $V_7$  in any case in order to align the total positive and negative pulse numbers with an arbitrary synchronized period.

The operations of base pulse width determination circuit (21) and pulse width modulation circuit (22) will be described hereafter. As described above, the generation of magnetization will cease if the pulse numbers of signal V6 and signal V7 are aligned. However, as shown in Figure 7 (a), even if detector signal V<sub>a</sub> (proportional to welding current  $i_0$ ) exceeds the preset voltage  $V_{ref}$ , detector signal  $V_a$  increases by exactly time T<sub>M</sub>, so a waste of time is generated. In other words, when pulse V<sub>9a</sub> is generated in Figure 7 (b), even if detector signal Va exceeds the preset voltage Vref at the time to, the output V5 of comparator (10) effectively becomes 0 at this time, as shown in Figure 3 (c). However, pulse V<sub>9b</sub>, which is the opposite of the pulse  $V_{9a}$ , is necessarily outputted as a result of pulse number control circuit (25), so detector signal  $V_a$ - in other words, the welding current i<sub>0</sub> - further increases, and it finally begins to fall after time T<sub>M</sub> has elapsed. Here, in order to reduce the excess quantity – in other words, the increase V<sub>L</sub> shown in Figure 7 (a) - either the frequency of base pulse V<sub>2</sub> should be increased, or the slope of the rising characteristic curve A of the welding current shown in Figure 7 (a) should be made small. Because the frequency of base pulse V<sub>2</sub> is limited by the properties of the switching element, it is effective to reduce to slope of the aforementioned characteristic curve A. In order to make the slope of this characteristic curve A small, either the inductance of the filter reactor (5) shown in Figure 2 should be increased, or the average value of voltage V<sub>0</sub> during the pulse train generation time Tx shown in Figure 3 (a) should be reduced. The former has the problem that the weight of filter reactor (5) increases. In order to reduce the average value of voltage V<sub>0</sub> during the time period Tx in Figure 3 (a), the ratio of the pulse generation period T<sub>0</sub> and the pulse width T<sub>0N</sub> shown in Figure 3 (a) should be changed. The aforementioned base pulse width determination circuit (21) that is concretely shown in Figure 8 realizes this. In Figure 8, the preset value V<sub>ref</sub> is amplified with amplifier (21a), a prescribed value  $V_{set}$  is added with adder (21b), and output voltage  $V_1$  is generated. Pulse width modulation circuit (22) outputs as signal V<sub>2</sub> pulses with pulse widths corresponding to the size of this output voltage V<sub>1</sub>, so it is possible to adjust the time T<sub>0N</sub> of voltage V<sub>0</sub> shown in Figure 3 (a). Moreover, the size of the welding arc voltage can be predicted if the welding arc current io can be known, so by establishing in advance amplifier (21a) and a prescribed value V<sub>set</sub> such that the difference between the average value of voltage V<sub>0</sub> during the period of Tx shown in Figure 3 (a) and the welding arc voltage does not become too large, it is possible to reduce the amount of unproductive increase  $V_L$  shown in Figure 7 (a), and as a result, it is possible to reduce the ripples of the welding arc current io. The effects of the base pulse width determination circuit (21) are concretely shown in Figure 9 (a) and Figure 10 (a) and (b). Figure 9 shows the operating characteristics of the case in which the time T<sub>0N</sub> shown in Figure 3 (a) is always made constant without using base pulse width determination circuit (21), and Figure 10 shows the operating characteristics of the case in which the time  $T_{0N}$  is shortened after the time t at which the preset value  $V_{ref}$ is reduced using base pulse width determination circuit (17). By reducing the slope of the welding current rising characteristic curve in this way, the pulse width T<sub>0N</sub> of welding voltage V<sub>0</sub> becomes small, [continued on the next page]

[Continued from the previous page] and its average value also becomes small, so it is possible to reduce the aforementioned amount of unproductive increase V<sub>L</sub>.

A full bridge type inverter is used for the inverter in the above embodiment, but a half bridge type or a center tap type inverter may also be used. Moreover, transistors are used as the switching elements that form the inverter in the above embodiment, but GTOs, FETs, or SITs may also be used.

Furthermore, the pulse number control circuit is not limited to the circuit shown in Figure 4, and any circuit would be suitable as long as it is a circuit that aligns the positive and negative numbers of voltage pulses of voltage V<sub>0</sub> shown in Figure 3 (c). Moreover, even if it is a circuit that does not align the positive and negative numbers of voltage pulses of voltage V<sub>2</sub> during the time Tx shown in Figure 3 (a), but rather aligns the positive and negative numbers of voltage pulses of voltage V<sub>9</sub> as a whole as shown in Figure 11 (a) - in other words, across an arbitrary time period - it is possible to maintain detector signal V<sub>a</sub> - that is, the welding current i<sub>0</sub> – at a preset value as shown in Figure 11 (b), and it is also possible to prevent magnetization.

As described above, the welding current control device for an arc welding machine according to the present invention makes it possible to increase the primary side frequency of an isolating transformer with an inverter, so the size and the weight of the isolating transformer are significantly reduced. Furthermore, it aligns the positive and negative numbers of the pulse voltage that is inputted into the transformer, so it is possible to prevent the magnetization of the transformer. In addition, the present invention makes it possible to control the pulse width of the welding voltage, so it also has the effect that it is possible to dramatically reduce the ripples of the welding current.

### 4. Brief Description of the Drawings

Figure 1 is a circuit diagram showing an example of a conventional welding current control device for an arc welding machine. Figure 2 is a circuit block diagram showing an embodiment of the welding current control device for an arc welding machine according to the present invention. Figures 3 (a) ~ (c) are time charts for the purpose of explaining the principle of operation of the current control of the present invention. Figure 4 is a circuit diagram that shows in detail an example of the pulse control circuit shown in Figure 2. Figure 5 is a circuit diagram showing the details of the base circuit shown in Figure 2. Figure 6 is a time chart for the purpose of explaining the operation of the pulse control circuit shown in Figure 4. Figure 7 is a voltage waveform diagram showing the current ripple generation principle in an embodiment of the welding current control device for an arc welding machine according to the present invention. Figure 8 is a diagram showing a concrete example of the base pulse width determination circuit shown in Figure 2. Figures 9 and 10 are voltage waveform diagrams showing the differences between the case in which the base pulse width determination circuit shown in Figure 2 is not included and the case in which it is included. Figures 11 (a) and (b) are diagrams for the purpose of showing the voltage state of each part in the case in which the pulse control circuit shown in Figure 2 is implemented with another method.

(1)... 3-phase input

(3)... 1st rectifying circuit

(5)... filter reactor

(6)... electrode

(7)... welding parent metal

(8)... flywheel diode

(9)... current detector

(10)... comparator

V<sub>ref</sub>... preset voltage value

(12)... smoothing condenser (14)... high frequency transformer

(13)... inverter

(15)... 2<sup>nd</sup> rectifying circuit

(18)... base circuit (20)... detector signal assessment circuit

(19)... inverter control circuit

(21)... base pulse width determination circuit (22)... pulse width modulation circuit

(23)... pulse control circuit

(24)... pulse train control circuit

(25)... pulse switching circuit

(26)... output circuit

Identical symbols in each figure represent identical or equivalent parts.

Representative Patent Attorney Masuo Ooiwa

2 additional individuals

## Japanese Unexamined Patent Application Publication S59-220285 (7)

## [see source for figures]

Figure 1

Comparator

Figure 3

Time

Time

Time

Figure 2

18 Base circuit

10 Comparator

22 PWM modulation circuit

21 Base pulse width determination circuit

# Japanese Unexamined Patent Application Publication S59-220285 (8)

### [see source for figures]

Figure 4

36 Pulse number control circuit

26 Output circuit

37 Differentiation circuit 40 Differentiation circuit

24 Drive time control circuit

34 Differentiation circuit

Figure 5

18c Driver circuit

18b Driver circuit

30 Differentiation circuit

18a Driver circuit

18d Driver circuit

Figure 8

21b Adder

Figure 7

Time

Time

Time

# Japanese Unexamined Patent Application Publication S59-220285 (9)

[see source for figures]

Figure 6

Time

Figure 9

Time

Time

Figure 10

Time

Time

Figure 11

Time

Time

### Amendment (Voluntary)

Date: Year/Month/Day (Approved)

### Director General of the Patent Office

1. Case Indication

Patent Application S58-96249

2. Title of the Invention

WELDING CURRENT CONTROL DEVICE FOR AN ARC WELDING MACHINE

3. Amended by:

Relationship to Case Patent Applicant

Name (601)

Mitsubishi Electric Corporation

Address

2-2-3 Marunouchi, Chiyoda-ku, Tokyo-to Representative: Nihachiro Katayama

4. Representative

Name

(7375) Patent Attorney Masuo Ooiwa [seal]

Address

2-2-3 Marunouchi, Chiyoda-ku, Tokyo-to

Contact Information: [03-2[illegible]3-3421] Patent Department

(Patent Office) [seal]

5. Object of Amendment

"Detailed Description of the Invention" section

6. Contents of the Amendment

(1) Change the passage that reads "takai kito" [typo] on the 15<sup>th</sup> line of the 4<sup>th</sup> page of the Specification to read "takai toki" [when it is high].

End

### (9) 日本国特許庁 (JP)

① 特許出願公開

# ⑩公開特許公報(A)

昭59—220285

60Int. Cl.3 B 23 K 9/06

識別記号

庁内整理番号 6577-4E 43公開 昭和59年(1984)12月11日

発明の数 審査請求 未請求

(全 10 頁)

のアーク溶接機の溶接電流制御装置

三菱電機株式会社応用機器研究

所内

20特 昭58--96249 願

> 明 者

人 三菱電機株式会社 创出 願

22出 昭58(1983) 5 月31日 顧

東京都千代田区丸の内2丁目2

番3号

@発 岩田明彦 尼崎市塚口本町8丁目1番1号

個代 理 人 弁理士 大岩増雄

外2名

1. 発明の名称

アーク溶投機の溶接電流制御装置

2. 特許請求の範囲

川溶接電流と設定値とを比較し、溶接電流が上 記設定した値に維持されるように協選制御するア - ク溶接機の溶接電流制御装置において、交流入 力を整旋する第1の整流回路と、整波された直流 電圧を再周波交流電圧に変換するインパータと、 上記インバータから出力される高周波交流電圧を 所定の低い電圧に変換する髙周波トランスと、上 配髙周波トランスから出力される電圧を整流する 第2の駿流囲路と、上記インパータを制御する帰 週制御園路とから成り、上記帰週制御園路は、冷 接電流と設定的とを比較する判定国路と、上記ィ ンパータを時間T×に渡って駆動してインパータ より髙周波交流電圧を発生させ、インパータを時 間Tォに渡って停止し、このような駆動と停止と を交互に繰返すようにインパータを制御するとと もに、上配判定国路からの出力信号に基づき上配

インパータの駆動の時間Txと停止の時間Tyと の比を制御する駆動時間制御回路とを備えたこと を特徴とするアーク溶接眼の溶接低流測御装置。

(2) 溶接電流と設定値とを比較し、溶接電流が上 記数定した値に維持されるように帰退制御するア - ク溶接機の溶接電流制御装置において、交流入 力を整流する第1の整流回路と、整流された直流 電圧を高周波交流電圧に変換するインバータと、 上記インバータから出力される高周波交流電圧を 所定の低い低圧に変換する高周波トランスと、上 配髙周波トランスから出力される電圧を整放する 第2の整旋回路と、上記インパータを制御する帰 運制御回路とから成り、上記帰運制御回路は、溶 接電流と設定値とを比較する判定回路と、上記ィ ンバータを時間Txに渡って螺動してインバータ より正負のパルス電圧を発生させ、インバータを 時間Tyに渡って停止し、このような駆動と停止 を交互に疑返すようにインバータを制御するとと もに、上記判定回路からの出力信号に基づき上記 インパータの駆動の時間T×と停止の時間Tァと

の比を制御する場動時間制御国路と、上記インパータから出力される正負のパルス電圧の発生タイミングを制御して正のパルス電圧と負のパルス電圧の数を一致させるパルス数制御国路とを備えたことを特徴とするアーク溶接機の溶接電波制御装置。

(3)帰還制御国路はインバータから山力される高 開波交流電圧が正負のパルス電圧となるようにイ ンバータを制御するとともに、上記パルス電圧の パルス幅を制御して溶接電流の立上り特性を調整 する基本パルス幅決定回路を含む特許請求の範囲 第2項配親のアーク溶接機の溶接電流制御装置。

#### 3. 発明の詳細な説明

本発明はアーク溶接機の溶接電流制御装置、特に帰退制御によって溶接電流を一定に保持するものに関する。

一般に、直旋アーク溶接機は交流アーク溶接機 に比較してアークの安定度が良いので多用されて いる。従来、この直流アーク溶接機の電流制御装 配として第1図に示す整流形のものが公知である。 このような構成のアーク溶接機の電流制御装置の動作について以下説明する。3相ライン入力(1)は、3相トランス(2)で低い電圧に変換された後、第1の整流阻路(3)及び平滑コンデ

しかしながら、従来の装置は以上のように3相トランス (2) の入力の周波数が50または60kと低周波であることから、3相トランス (2) の重量がかなり大きくなるという欠点を有していた。

野2 図は本発明によるアーク溶接機の溶接電波 調節装置の一実施例を示す四路関であり、 同図に おいて (13a), (13b), (13c), (13d) はブリッジ接続されてフルブリッジイ ンパータを構成するS. P. TR、 (14) は上 記インパータ (13) の山力パルス電圧を低電圧 に変換する高周波トランス、 (15) はダイオー ド (15a), (15b) で構成されて両周波ト ランス (14) の出力を整流する第2の整流国路、 (16a), (16b), (16c), (16d) は上記S. P. TR (13a), (13b), (13c). (13d) が全てオフの時に商間波 トランス(14)の溺れインダクタンス(11) が持つ低磁エネルギーを平滑川コンテンサ (12) に帰退する帰還ダイオード、 (18) は上記5. P. TR (13a), (13b), (13c), (13d) を駆動するベース回路、(19) は帰 選制御回路である。上記帰選制御回路 (19) は 比較器 (10) から成る検出信号判定四路20と、 苗本パルス帽沢定国路 (21) は、この苗本パル ス帽決定団路 (21) からの出力信号ひょに基づ いてパルス幅を設定するパルス幅変調函路(22) と、上配比較器 (10) からの出力値号び 8 に基 づき、後述する溶胶パルス電圧ひ。の時間Tェ、 Tyを調整し、かつトランス(14)の入力電圧 ひ。の正徳パルスと負帳パルスの数を一致させる ようにインパータ(13)を制御するインバータ 制御回路 (23) とから構成される。

まず、本発明のアーク溶接機の溶接電流制御装置の基本的動作につき、第3関(1)~(1)に示すタイムチャートを用いて説明する。

本発明では、溶接低圧び。として第3関(4)に示 すようなパルス電圧を供給し、かつこのパルス電 圧化。において、パルス列の発生される時間(イ ンパータの駆動時間)T×と、パルス列の除去さ れた時間(インバータの停止時間)Tyとを交互 に設ける。このようなパルス位圧で。によれば、 溶接電流1。は第3四心に示すようにパルス列の 発生時間T×で立上り、パルス列除去時間Tyで 下降するように変動することになる。従って、木 発明は第3図回に示すパルス電圧で。における時 間Txと時間Tァとの比を変えるようにして、浴 接電流:。の平均電流」。を変えて、設定値に保 持するものである。この場合、上記パルス電圧 **ぴ。を形成するため、インパータ制御阻路(23)** が比較器(10)の出力信号な。に基づきインバ ータ(13)を制御することにより、第3図心に 示すように正極と負極からなるパルス電圧な。を

発生し、この電圧で。を髙周波トランス(14)の一次側に供給する。そして具体的には上記理圧 V。のパルスを制御するようにして上記時間下ェ、Tyを制御することにより平均電波!。を超野するものである。さらに、本発明においては髙周波トランス(14)の偏磁を防止するために、インバーク制御回路(23)が髙周波トランス(15)の一次側に加わる電圧で。の正、負の電圧時間積を一致させるように対ルス電圧で。の正、負の各パルスの数を一致させるのである。

上記インバータ制御回路(23)は例えば第4 図に示すように上記時間T×とTyを制御する駅 助時間制御回路(24)と、正機パルスと負極パルスの数を一致させるパルス数制御回路(25) と、借号V・とV・のパルスを交互に出力して、 第5回に示すベース回路(18)を駆動する出力 回路(26)とから構成される。

上記駆動時間調御回路 (24) はフリップフロップ (27) の山力崎子Qの山力信号 (4, が1の

ときゲートが聞かれて、パルス幅変調回路(22) からのパルス信号が 1を出力し、上記信号 1分が 0のときゲートが閉じられるアンド回路 (28) と、比較器(10)からの出力信号が s と、上配 パルス信号∜』を微分間路(30)で微分して得 られるトリガパルス信号とのアンドをとるアンド **國路 (31) と、このアンド国路 (31) の出力** 信号 Ver でセットされ、アンド国路 (32) から の出力信号1/44 でリセットされる上記フリップフ イ ロップ囲路(27)と、このフリップフロップ (27)の反転出力信号Verでリセットされ、上 配信号1/6 を反転回路 (33) で反転した後、敬 分国路 (3 4) で微分することにより得られるト リガパルス信号 Vstでセットされ、出力信号 Vst を上記アンド回路 (32) に供給するフリップフ ロップ(35)と、山力信号V。でセットされ、 出力信号 ひっを反転回路 (36)で反転し、散分 回路 (37) で微分することにより得られるトリ ガパルス個号 びんでリセットされるフリップフロ

ップ (38) とから様成される。

上記パルス数制御回路(25)は上記微分回路 (37) の出力信号 Vn でリセットされ、出力信 号び。を反転回路 (39) で反転し、微分回路 (40) で微分することにより得られるトリガパ ルス信号 Vstでセットされるフリップフロップ (41) から構成される。なお、このフリップフ ロップ (41) の出力端子Qの信号741 は出力回 路 (26) のアンド国路 (42) の一方の入力側 に供給され、出力嫡子夏の信号Verはアンド回路 (43) の一方の入力側に供給される。上記アン ド间路 (42). (43) の他方の入力側に上記 アンド国路 (28) の山力信号 1/4 が供給される。 なお、山力回路(26)からの山力信号か。は 第5 関に示すように上記ペース回路(18)を構 成する駆動回路 (18a), (18b) に供給さ れ、このとき駆動国路(18a)、(18b)よ り倡号 Vis. Vie が出力されて、インバータ (13) ØS. P. TR (13b), (13c) がオンし、これで正極、負債いずれか一方のパル スが得られる。また、山力信号で、は駆動国路

(18c). (18d) に供給され、このとき驱動回路(18c). (18d) より信号 $V_{TA}$ . $V_{TA}$ が出力されてインバータ(13)のS. P. TR(13a). (13d) がオンし、上記バルスとは反対のバルスが得られる。このように信号 $V_{\bullet}$ と $V_{7}$ のそれぞれで、インバータ(13)から第3図(のに示すように正極と負極のバルスが発生される。

次に、第6図(の~(のに示すタイムチャートを用いて第4図に示すインバータ制御回路 (23) の 動作を以下説明する。

駆動時間制御回路(24)のアンド回路(28)は、フリップフロップ(27)の山力信号  $V_{tr}$ が 1 のときゲートが関かれるので、この間第6 図(の)に示すようなパルス 間変調回路(22)から山力されるパルス 信号  $V_{tr}$  が 1 のときゲートが閉じられるのでアンド回路(28)からはパルス 信号 1 によって、アンド回路(28)からはパルス 信号 1 には力されなくなる。 従って、アンド回路

(28) の山力信号744 は第6圏(10に示すように 信号Ves が1の時間Txに渡ってパルス列が形成 された部分と、佰号7/41 が1の時間Tyに渡って パルス列の除去された部分とから成る信号となる。 なお、フリップフロップ(21)の出力信号 1/81 は信号V \* の立上りと、信号V \* の 1 とが重なっ たときに1となる。すなわち信号ひょが0から1 に立上り、かつ信号ひ。が1となることによりア ンド回路 (31)の出力信号 Vu が1となり、フ リップフロップ (27) がセットされてその出力 嫡子Qから1の借号Vss が山力される。また、上 配信号Ves は信号Vesが0になった後信号Vesの **最初の立下りで0となる。すなわち、信号√。が** Oとなると、信号V44 が1となり、フリップフロ ップ(35)がセットされ、その出力信号 びょが 1となる。一方、借号リッの立下りで、微分国路 (37) から1の出力信号 ひょが出力され、これ でフリップフロップ (38) がりセットされ、こ のフリップフロップ (38) の出力嫡子豆から1 の信号が4 が山力される。従って、アンド国路

(32) の出力信号 Ves が1となってフリップフ ロップ (27) はりセットされ、その出力値子Q の出力信号では は0となる。なお、フリップフロ ップ(38)は信号ひ。の立上りでセットされる ので、その山力娘子ではOとなる。上記信号 Vac の1となる時間Txにおける信号 Vis の偶数個の パルスは後述する出力回路 (26) の動作で低号 **ひ。とひっとして交互に山力されるので、前述し** たべース国路(18)の動作によってインバータ ~(13)からは邪3図に示すパルス電圧V。が出 力されることになる。すなわち時間Txでインパー - 夕(13)は駆動されて正徳、負衝のパルス電 圧を山力し、信号 Vu の 0 となる時間 Tyで停止 されパルス電圧を発生せず(第3図(0)参照)、こ れで第3図(のに示す波形の溶接低圧)があられ る。この場合、出力信号がsの1となる時間Tx に対応して信号 Vot の 1 となる時間Txが設定さ れるので、結局出力信号じょ によづき時間でx とTァとの比が調整される。

パルス数制御回路(25)につき説明すると、

いま初期設定で、フリップフロップ (41) の出 力信号Verが1で、山力信号Vesが0とすれば、 アンド国路 (43) のゲートが聞かれ、アンド回 取 (43) から信号 Vot のパルスが1 個出力され て、出力信号り。となる。なお、アンド回路 (42) のゲートは閉じられている。このとき、 上記1個のパルスの立下り時点で微分回路(40) からパルス個号 Via が山力され、フリップフロッ プ (4 1) は反転し、出力信号 1/47 が 0 、出力信 号 Vis が 1 に反転し、アンド国路 ( 4 3 ) のゲー トがとじられ、アンド回路(42)のゲートが開 かれるので、信号び46 の次のパルスはアンド国路 (42) から山力されて、山力循号で,となる。 このようにパルス数期御回路(25)はアンド個 路 (28) の出力信号 1/4 のパルスを交互にアン ド回路 (43) と (42) に振り分けるように動 作する。従って、出力信号か。. ひっは第6図(1). (!)に示すように信号で。のパルスから始まって、 信号ひ,のパルスで終わり、交互に出力される互 いに数の祭しいパルスとなる。上配実施例では佴

号 Vu が 1 のときに出力される信号 Vu が 1 のときに出力される信号 Vu の が ルスの数を一致させるように制御しているが、任意同期で全体としての正負のパルス数を一致させるために信号 Vu と信号 Vu をいかなる場合でも交互に出力するようにしてもよい。

める。ここで、この行き過ぎ景すなわち第7図(a) に示す上昇VLを小さくするには、基本パルス γ. の周波数を上げるか、第7圏(0)に示すような 溶接電流の立上り特性曲線Aの側きを小さくすれ ばよい。基本パルスV:の周波数はスイッチング 素子の特性から限界があるため、上記特性曲線 A の傾きを下げることが有効である。この特性山線 人の傾きを小さくするには、第2図に示すフィル タリアクトル (5) のインダクタンスを増すか、 第3図回に示すパルス列発生時間Tェにおける電 圧び。の平均値を下げればよい。前者はフィルタ リアクトル (5) の簱蛩が増す不具合がある。第 3 図(a)において時間Txの期間における電圧V・ の平均値を下げるには、第3図印に示すパルス発 生間期で。とパルス幅Ton の比を変えればよい。 これを実現するのが第8図に具体的に示した前配 基本パルス幅決定国路 (21) である。第8図に おいて、設定値 Viefを増幅器(21a)で増幅し、 所定値 Vset を加算器 (2 1 b) で加えて出力電圧 ひ!を発生させる。パルス帽変調回路(22)は

この山力低圧V」の大きさに相当するパルス幅の パルスを信号びょとして出力するので、上紀年3 図はに示す電圧ひ。の時間で。。 を調整できる。 な お、溶接アーク電圧の大きさは溶接アーク電流 i 。が把握できれば予想できるから、郊3図(a)に 示すT×の期間における電圧V。の平均値と溶接 アーク電圧の差があまり大きくならないように増 帽器(21a)と所定値 Vsee を予め設定すれば、 第7図(a)に示すむだな上昇分V。 を小さくでき、 結果として溶接アーク電流1。のリップルを下げ ることができる。上記基本パルス幅次定回路 (21) の効果を具体的に示したのが第9関(a). (b)と第10図(a)、(b)である。 第9図は基本パルス 相決定回路 (21) を用いることなく第3図(4)に 示す時間 Tan を常に一定とした場合の動作特性、 第10関は基本パルス幅決定回路(17)を川い て設定値 Vpef を小さくした時のιβ以降で、上記 時間 Tea を短くした場合の動作特性である。この ように溶接電流立上り特性血線の例をを小さくす ることにより、溶接電圧V。のパルス幅Tow が小 さくなり、その平均値が小さくなるので前途のむ だな上界分 V: を小さくできる。

なお、上記実施例ではインバータにフルブリッジ型を用いているが、ハーフブリッジ型、センタタップ型等のインバータを用いてもよい。また、上記実施例ではインバータを構成するスイッチング素子としてトランジスタを用いているが、GTO、FET、SIT等を用いてもよい。

また、パルス数割御回路は第4図に示す回路に限定されず、要は第3図にに示す電圧 V・の電性 バルスの正・負の数を一致させる回路であればいかなる回路でもよい。の電圧パルスの正・前は下×中において、電圧V・の電圧パルスの正・前負すの数を一致させるのではなく、第11図にで示すでように全体としてすなわち任意時間周期に変ってさように負出信号 Va すなわち溶接電流し。を設定値に維持でき、かつ偏磁を防止できる。

以上述べたように、本発明によるアーク溶接機

#### 4. 図面の簡単な説明


理を示す電圧波形の図、第8図は第2図に示す基本パルス幅決定国路の具体例を示す図、第9図及び第10図は第2図に示す基本パルス幅決定回路がない場合とある場合との違いを示す電圧波形の図、第11図(a)。(b)は第2図に示すパルス制御回路を値の方法で実施した場合の各部の電圧状態を示すための図である。


(1)・・・3相ライン入力、(3)・・・郷1の整旗団路、(5)・・・フィルタリアクトル、(6)・・・電極、(7)・・・母材、(8)・・・フライホイールダイオード、(9)・・・電を検出器、(10)・・・比較器、Vecf・・・電を検出器、(12)・・・平滑コンデンサ、(13)・・・インパータ、(14)・・・高周はトランス、(15)・・・第2の整旗回路、(18)・・・ベース回路、(19)・・・インパータ制御回路、(20)・・・検出個路、(21)・・・基本パルス幅次定回路、(22)・・・パルス列制御回路、(24)・・・パルス列制御

回路、(25)・・・パルス切換回路、(26) ・・・山力回路。

各関中の同一符号は同一または相当部分を示す。

代理人 大 岩 坳 雄 (外2名)





第 4 当


23

17)以教制智田器 39


17)以教制智知器 39


17)以教制 39


17)











手統補正 (4.66)

昭和 年 月间日

特許庁長官殿

1. 事件の表示

特別114 58-96249

2. 発明の名称

アーク溶 投 眼 の 溶 後 電 流 制 伽 装 置

3. 額正をする者

事件との関係

特許出願人

東京都千代田区丸の内二丁月2番3号

作 所 名 称

(601) 三菱電機株式会社

代表者 片 山 仁 八 郎

4. 代 雅 入

住 所

東京都千代田区丸の内二丁目2番3号

三菱電機株式会社内

氏名 (7375)弁理士 大岩 州 雄命

(連絡第 03 2,3)24211976部)



- 5. 補正の対象 発明の詳細な説明の間
- 補正の内容
   切明細書第4頁第15行目「高いきと」とあるのを「高いとき」と補正する。

以上